Prepare for chip design interviews, one flow step at a time.

Questions for Physical Design, RTL and Verification, placed where interviewers stop you. Every answer cites a source.
How it works
Free to browse. No sign-up needed.

Try a puzzle

A short puzzle from physical design, RTL or verification. Pick an answer to see why. Nothing is scored or saved.

How it works

  • Choose a field

    Physical Design, RTL or Verification.
  • Open a flow step

    Questions sit where the interviewer cuts in.
  • Learn together

    Check the source, mark what you were asked, fix what’s wrong.

Short answers you can check

The direct answer first, then the common slip and the source.
Physical Design
S04 Placement

How does a timing-driven placer make critical paths shorter, and what does it cost?

Prepare alongside people in the same search

Mark what you were asked, fix what’s wrong, and talk it through in threads. Contributing is free for everyone.
  • Pseudonymous: a display name only
  • No online status or read receipts
  • Unanswered posts pin to the top

Browse free. Open more when you need it.

Paid plans aren’t on sale during the beta. Nothing is charged.
  • Free

    $0
    No card needed
    Every question in every field
    15 answers, with their sources
    Community and contributing
  • All fields

    $5.99
    / month
    or $39 / year (save about 45%)
    Every answer, with notes and changelog
    PD, RTL and DV in one plan
    Contributing stays free
Start free
Prices in US dollars.
Terms of use

Common questions